Abstract The fabrication technologies and bonding characteristics of three VCSEL bonding techniques are compared in order to determine the more reliable and robust.
Introduction
VCSEL based smart pixel arrays are very desirable for parallel optoelectronic processing and board to board interconnection since they can overcome the electrical interconnect bandwidth bottleneck. The integration of VCSELs with foundry fabricated integrated circuits is the key technology required to fabricate the smart pixels. For large arrays, the VCSELs need to be bonded directly to the pixels. This has the advantage of low parasitic capacitance, better optical alignment and higher scalability. There are several possible ways in which VCSELs can be bonded directly to CMOS or MESFET circuitry: co-planar flip chip bonding[1}, or by attaching the VCSELs with either electrically conducting [2] or non-conducting material [3] . For the former, we use a InSn solder and epoxy for the latter. In this paper, we compared the fabrication technologies of these three structure and present the results of our fabrication.
General Fabrication Considerations
There are several general fabrication factors which must be considered: the method of current confinement, the substrate removal and the smoothness of the emitting surface. The VCSELs used in the directly bonding process can be of a standard oxide or proton implantation defined design. Since oxide confined VCSEL generally have a lower threshold, we prefer to use this technique. However, if the process requires bonding the VCSELs to the chips before applying the confinement layers, then degradation of the bonds may occur due to heating to the 420°C oxidation temperature. On the other hand, for all bonding techniques the VCSEL structure is turned over with the p-mirror more highly reflecting and hence thicker than the n-mirror. In addition, an etch stop layer is placed between the n-mirror and the substrate. Therefore the proton implantation energy needs to be increased when the implantation is carried out before bonding. It is also not desirable to proton implant the VCSELs from the n-mirror side after bonding and substrate removal, since the non-planar surface after bonding makes it difficult to pattern small aperture. In addition all of the techniques require removal of the substrate and obtaining a smooth surface after substrate removal is very important for proper lasing. We have found that PA solution (H202:NH4OH) spray etch provides an extremely good selectivity at the AlAs etch stop layer and consequently a very smooth top emitting surface.
Co-planar flip chip structure The co-planar bonding process is illustrated in Figure 1 . and an SEM photomicrograph of bonded VCSELs to an GaAs MESFET chip in Figure 2 . The oxide confined VCSEL's are fabricated by dry etching the device mesa down to the n-mirror and wet oxidizing. After the etch , the wafer surface has 4-5 .tm steps which decrease the resolution of photolithography. Fortunately, photonic devices generally only need a few micrometer resolution which can be obtained by standard photolithography process. Furthermore, in the coplanar flip chip structure, optical output aperture need not to be opened on any contacts. Thus the requirement of the resolution is even less critical. The p-and n-contacts are then deposited and annealed, and Au is electroplated on the n-contact to a height approximately level with the p-contact. The accuracy of the electroplated Au must be controlled within 0.1 .tm, otherwise the bonding process has a low yield. Additional Au posts are electroplated on both n-and p-contacts in order to enhance the bonding. The height of the Au post is determined by the accuracy of co-planar n-contact and the tilt of the bonding facility. High Au posts are expected to overcome these problems. Another mesa surrounding this structure is then formed by dry etching down to the substrate as illustrated in Figure 1 . Since the bonding pads of foundry fabricated ICs are Al, patterning and deposition of Ti/Au/lnSn onto the pads are required in order to bond itto the VCSEL chip. The flip-chip bonding of the VCSEL's can be accomplished by mounting the VCSEL and pixel chip onto separate glass plates with crystal bond, aligning them in a mask aligner using IR and then bonding the two chips together with pressure. After the alignment, the unit is transferred to a hot plate and heated to 1 80°C for 5mm. At this point the InSn contacts have melted into each other and the bonding is completed.
After the bonding, epoxy is wicked in between the chips to enhance the robustness of the structure and protect the pixel chip from attack by the subsequent polish and selective etch used to remove the GaAs substrate. This process leaves free standing VCSEL mesas bonded to the pixel. Obviously, the structure is fragile at the bridge between p-and n-posts. There is no guarantee that the epoxy fills the narrow space between these two posts to support the structure. Actually, the epoxy between the post may induce tensile shrinkage after cure which may break the mesa when the device is heated up. We can see that the process after bonding is very simply and need not worry about whether the bonding can stand the process.
Although this is not a robust structure, we still obtained 2.4mA threshold current and 2iV threshold voltage when the oxide aperture is 8tm. That demonstrates that this technology worked out without scarifying the fundamental characteristics of the VCSEL' s.
Conducting attachment contacts
The conducting contact bonding process is illustrated in figure 3. This process is simpler then co-planar flip chip bonding since the co-planar electroplating is not necessary and only one mesa etch is required. The simple square shape of the VCSEL mesa also makes the structure more robust. Depositing the p-contacts is the first step in the process followed by electroplating Au posts. The VCSEL's mesas were then isolated by dry etching below the bottom of the VCSEL's and oxidized. The metallization were carried out before the etching, because these VCSEL mesas are about lOum high which reduces the resolution of the photolithography. Ti/Pt/Au were used for the p-contact instead of Ti/Au. Pt serves as a diffusion barrier to prevent Au diffusing deeply into the device during the 420°C oxidization. The electroplated Au post also protects the ohmic contact from the corrosive environment.. The bonding and substrate removal process is similar to that used in the co-planar flip chip, except the distance between the bonding posts on VCSEL mesas is much larger than between those on the co-planar p-and n-contacts. Furthermore, there is no co-planar accuracy problem. Thus, higher bonding yield can be expected.
After substrate removal, the n-contacts were deposited and annealed. This requires the bonded VCSELs and the epoxy to withstand the metal lift-off process. If the pixel chip surface are not clean enough, then the epoxy will peel off from the edge of the chip. The epoxy is patterned and plasma etched to form the via reaching the bonding pads on the pixel chip. Then Au traces are electroplated to connect the VCSELs ncontacts and the bonding pads on the pixel. Since the epoxy hole is about 15jtm deep, the gold trace are at least 3Oim long. The side-wall of the hole is slope due to the plasma etch which allows reliable step coverage.
Non-conductive bonding
The VCSELs can also be stuck on the pixel chip directly with epoxy or polyimide to avoid solder bonding, as shown in figure 5 . The non-conductive bonding material should have low shrinkage after cure, otherwise the very thin epitaxel layer will be distorted by the bonding material. After substrate removal, the VCSEL n-contacts were deposited and device mesas were dry etched down to the p-mirror. These mesas are lower than those in co-planar flip chip structure, because the n-mirror is thinner than the p-mirror. P-contacts were then deposited and isolation mesas were wet etched. The epoxy can serve as an wet etch stop layer and be removed by plasma etch. Polyimide was employed to cover these separated VCSEL mesas and hold them in place. Then the polyimide was patterned and gold traces were electroplated to connect the p-and n-contacts to their corresponding bonding pads on the pixel chip. Although the height of these VCSEL's mesas are similar to those in conducting attachment contacts structure, the polyimide tends to smooth the non-planar surface. The resolution of photolithography is also limited by the non-parallelism of the epitaxel layer after it is bonded on the electric chip. Thus, the more the steps carried out after bonding, the worse the uniform characteristics will he. Non-conductive bonding has the most process steps after bonding non-conductive bonded to an electronic chip The VCSEL normally has about 1 OO series resistance due to the epitaxel mirrors. Thus the resistance corresponding to the metal traces and posts are negligible and these three structures should have similar resistance mainly from the VCSEL mirrors. Otherwise it will be the bonding process which induces additional resistance and the technology need to be improved. Generally, VCSEL is a very fast device because of its single longitudinal mode characteristic. Most of the time, its modulation bandwidth is limited by the RC constant of the circuit. Due to the 3D structure of bonding pads and traces, experimental measurements are needed to determine the parasitic capacitance of each structure to make the comparison. The series resistance of the bonded VCSEL is easy to get from the I-V characteristic. Then from the rise time the bonded VCSEL, we can estimate the capacitance and compare them.
Summary
In summary, VCSEL directly bonded to pixels has attracted wide range of interest. All of these three bonding structures mentioned above have their own technology difficulties and advantages. The bonding qualities also need further investigation to lead these technologies into practice.
Bonding Quality Table I shows the summary of the comparison of these three directly bonding structures. Among these structures co-planar flip chip has the lowest thermal resistance, because both contacts for every individual VCSEL are solder bonded to the pixel and metal is an excellent thermal conductor. However, it is highly depends on the bonding quality. Whenever the bonding pads were barely touched, the bonding post could not work as an excellent heat sink. Although there is only one solder bonding pad for an individual VCSEL, top and bottom electrical contacts bonding also has good heat-sinking by sitting directly on the metal bonding pad. Since there is only one soLder bonding pad, the bonding accuracy is not as critical as co-planar flip chip and coplanar contact can be avoided also. Non-conductive bonding has the largest thermal resistance due to the nonconductive bonding material. However, it does not require solder bonding technology. Thus low cost and high bonding yield can be expected. The key technology ofthis bonding method is the bonding material. Better heatsinking can be complemented by choosing high thermal conductivity material and reducing the thickness of bonding material. 
